REMARKS

Claims 1-23 are pending in the application. Claims 1-4, 9-16, 22 and 23 are rejected, and claims 5-8 and 17-21 are objected to. By the present amendment, claims 1, 4, 9, 11, 15, 16, 22, and 23 have been amended, and claim 10 has been canceled. The Examiner's reconsideration on the claim rejections in view of the above amendments and following remarks is respectfully requested.

Allowable Subject Matter:

Applicants gratefully acknowledge the Examiner's indication that claims 4, 9, 15, and 16 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. § 112, second paragraph, set forth on pages 2-3 of the Office Action and to include all of the limitations of the base claim and any intervening claims.

In addition, claims 5-8 and 17-22 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent for including all of the limitations of the base claim and any intervening claims.

In the Drawings:

By this amendment, Figure 19 has been amended by re-labeling the Item marked 155" with 150" to properly correspond to the written description (See attached Request for Approval of Drawing Corrections).

Claim Rejections- 35 U.SC. § 112, second paragraph:

Claims 4, 9, 11, 15, 16, and 23 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

With respect to claims 4 and 15, the Examiner states that the limitations, at lines 4-6 of claim 4 and at lines 26-27 of claim 15, are unclear and requests an explanation in light of the figures.

Applicants respectfully submit claims 4 and 15 have been amended to include, *inter alia*, an arrangement of the plurality of first SACs and the plurality of second SACs forms a plurality of first rows having a plurality of second rows disposed in an alternating arrangement there between to isolate the plurality of first rows from one another. The amendment to claims 4 and 15 is supported in the specification, for example, in Figure 6 and on page 10, line 22 through page 12, line 5. Further, Figure 6 shows a plurality of first rows comprising alternating first SACs 155a and second SACs 155b extending in the x-direction, and a plurality of second rows comprising an isolation region 145 disposed between the plurality of first rows.

The Examiner also states that the limitations, at lines 10-12 of claim 4 and at lines 7-8 of claim 15 are unclear and asks if the Applicants meant -- the contact plug 165 is positioned at the same column as that of the second SACs 155b-- (referring to Figure 11B). Applicants respectfully submit that claim 4 and 15 have been amended to further define the invention and comport with Examiner's belief as stated above.

Further, the Examiner states that the limitations, at lines 13-17 of claim 4 and at lines 12-15 of claim 15 are unclear and requests an explanation in light of the figures.

Claim 4 has been further amended to recite, inter alia, a plurality of bit lines, wherein each of the plurality of bit lines are formed to contact the top surface of the plurality of contact plugs and extends in a direction of the major axis along the plurality of second rows where there is an absence of the plurality of active regions. Claim 15 has been further amended to recite, inter alia, each of the plurality of bit lines are formed along one of the plurality of second rows and extends in a direction of the major axis of each of the plurality of active

regions, and wherein the plurality of second rows are formed where there is an absence of the plurality of active regions. Applicants respectfully submit that claims 4 and 15 have been amended to further define the invention and comport with Examiner's belief that the bit lines are formed at rows where the active regions are absent. Further, the amendment to claims 4 and 15 is supported in the specification, for example, in Figure 10 and on page 13, lines 26-29. Further, Figure 10 shows that a plurality of bit lines 180 are formed on top of a portion of the contact plugs 165 in rows extending in the x-direction where there is an absence of any active regions 115.

With respect to claim 9, the Examiner states that the limitations, at lines 15-16 of claim 9 are unclear and asks if the Applicant meant --at the same columns as that of the second SACs 155b--, as illustrated in Figure 10. Applicants respectfully submit that claim 9 has been amended to essentially comport with Examiner's belief as stated above.

With respect to claim 11, the Examiner states that the limitations, at lines 11-13 of claim 11 are unclear and asks if the Applicant meant --forming photoresist patterns in a line shape on the first interlayer insulating layer at each of a plurality of rows where the plurality of active regions are absent. Applicants respectfully submit that claim 11 has been amended to essentially comport with Examiner's belief as stated above.

With respect to claim 16, the Examiner states that the claim is in narrative form and very confusing, and the claims needs to be changed into "positive reciting" form. Applicants respectfully submit that claim 16 has been amended as essentially recommended by Examiner.

With respect to claim 23, the Examiner requests a detailed explanation with the assistance of the figure(s). Claim 23 has been amended to further define the invention. Applicants believe that claim 23 as amended renders the Examiner's rejection moot, and the amendment to claim 23 is supported in the specification, for example, on page 18, lines 18-22 (see also Figure 19).

Thus, Applicants believe the amendments to claims 4, 9, 11, 15, 16, and 23 overcome the Examiner's rejections under 35 U.S.C. § 112, second paragraph, for at least the reasons as stated above. Therefore, withdrawal of the claim rejections under 35 U.S.C. § 112, second paragraph, is respectfully requested.

Claim Rejections- 35 U.S.C. § 102:

Claims 1, 2, 3, 10-13, 22, and 23 are rejected under 35 U.S.C. 102(e) as being anticipated by Liu et al. (U.S. 6,352,896).

With respect to claim 1, claim 1 recites, inter alia, the plurality of first self-aligned contact pads and the plurality of second SACs are substantially the same size.

The Examiner contends that <u>Liu</u> teaches each of the plurality of first SACs 222a and each of the plurality of second SACs 222b are the same size (Fig. 4I). Applicants respectfully disagree.

Liu teaches using a T-shaped island photoresist pattern 218 to form the self-aligned contacts (Col. 6, lines 13-15). Applicants respectfully submit, and as shown in Figure 2D of Liu, that using a T-shaped island photoresist pattern to form the first SACs and the second SACs results in the first and second contacts being different sizes and shapes. In contrast, the present invention uses a line shaped photoresist pattern to form the first SACs and the second SACs of the same size (For instance, see page 15, lines 27- page 16, line 1). Therefore, Applicants respectfully submit that Liu does not teach or disclose a semiconductor device comprising, inter alia, the plurality of first self-aligned contact pads and the plurality of second SACs are substantially the same size, as essentially claimed in claim 1. Thus, since Liu does not teach or disclose such a feature, claim 1 is believed to be patentably distinct over Liu for at least the reasons given above.

Claims 2, 3, and 9 depend from claim 1. Thus, claims 2, 3, and 9 are believed to be allowable for at least the same reasons as given above for claim 1.

Claim 10 has been canceled without prejudice.

With respect to claim 11, claim 11 recites, inter alia, forming photoresist patterns in a line shape at each of a plurality of rows where there is an absence of any formation of the plurality of active regions.

The Examiner contends that <u>Liu</u> discloses forming photoresist patterns in a line shape at each of a plurality of rows where there is an absence of any formation of the plurality of active regions (Figure 2C). Applicants respectfully disagree.

Liu teaches forming a non-continuous T-shaped island photoresist pattern 218 (See Col. 4, lines 7-9; Col. 6, lines 13-17; and Figure 2C) and does not teach or disclose forming photoresist patterns in a line shape. Thus, since Liu specifically teaches forming a non-continuous T-shaped island photoresist pattern 218 throughout its disclosure, Applicants respectfully submit that Lui does not teach or disclose a method for manufacturing a semiconductor device comprising, inter alia, forming photoresist patterns in a line shape at each of a plurality of rows where there is an absence of any formation of the plurality of active regions, as claimed in claim 11. Therefore, claim 11 is believed to be patentably distinct over Liu for at least the reasons given above.

Claims 12, 13, 22, and 23 depend from claim 11. Thus, claims 12, 13, 22, and 23 are believed to be allowable for at least the same reasons as given above for claim 11.

Therefore, withdrawal of the claim rejections is respectfully requested.

In view of the foregoing remarks and amendments, it is respectfully submitted that all the claims now pending in the application are in condition for allowance. Early and favorable reconsideration of the case is respectfully requested.

Respectfully submitted,

By:

Thomas W. McNally Reg. No. 48,609

Attorney for Applicants

F.CHAU & ASSOCIATES, LLP 1900 Hempstead Turnpike, Suite 501 East Meadow, NY 11554

Telephone: (516) 357-0091 Facsimile: (516) 357-0092

Listing of the Claims:

Claim 1 (Currently amended): A semiconductor device, comprising:

a semiconductor substrate;

an isolation layer formed on the semiconductor substrate for defining a plurality of active regions, each of the plurality of active regions having a major axis and a minor axis;

a plurality of gates formed to cross the plurality of active regions and extend in a direction of the minor axis of each of the plurality of active regions, each of the plurality of gates having a first side and a second side that are opposing and that run along the direction of the minor axis;

a plurality of first and second source/drain regions formed in the plurality of active regions at either of the first side or the second side of each of the plurality of gates, each of the plurality of first and second source/drain regions having a top surface; and

a plurality of first self-aligned contact pads (SACs) and a plurality of second SACs formed to contact the top surface of each of the plurality of first and second source/drain regions, respectively, and wherein the plurality of first self-aligned contact pads and the plurality of second SACs are substantially the same size.

Claim 2 (Original): The semiconductor device of claim 1, wherein the plurality of gates are formed such that each two of the plurality of gates crosses one of the plurality of active regions.

Claim 3 (Original): The semiconductor device of claim 1, wherein the isolation layer has a top surface, and said semiconductor device further comprises a plurality of third SACs formed

to contact areas of the top surface of the isolation layer that are disposed between adjacent first SACs in a direction of the major axis of each of the plurality of active regions.

Claim 4 (Currently amended): The semiconductor device of claim 1, wherein each of the plurality of second SACs have sidewalls and a top surface, the isolation layer has a top surface, an arrangement of the plurality of second SACs forms a plurality of columns, an arrangement of the plurality of first SACs and the plurality of second SACs forms a plurality of first rows having a plurality of second rows disposed in an alternating arrangement there between to isolate the plurality of first rows from one another, and the semiconductor device further comprises:

a plurality of contact plugs, each of the plurality of contact plugs having a top surface, each of the plurality of contact plugs formed to contact the sidewalls and a predetermined portion of the top surface of one of the plurality of second SACs and a portion of the top surface of the isolation layer that is positioned along a same one of the plurality of columns as the one of the plurality of the second SACs; and wherein each of the plurality of contact plugs is positioned along one of the plurality of columns corresponding to one of the arrangements of the plurality of the second SACs; and

a plurality of bit lines, wherein each of the plurality of bit lines respectively are formed to contact the top surface of at least one of the plurality of contact plugs along one of the plurality of second rows and extending extends in a direction of the major axis along the plurality of second rows where there is, wherein the plurality of second rows corresponding to areas having an absence of contact between any of the plurality of active regions and the top surface of any of the plurality of contact plugs.

Claim 5 (Original): The semiconductor device of claim 4, wherein each of the plurality of contact plugs has sidewalls and a bottom surface, and said semiconductor device further comprises a metal barrier layer formed to surround the sidewalls and the bottom of each of the plurality of contact plugs.

Claim 6 (Original): The semiconductor device of claim 5, wherein the metal barrier layer is formed of a double layer comprising a Ti layer and a TiN layer.

Claim 7 (Original): The semiconductor device of claim 4, wherein each of the plurality of bit lines comprises a stacked body having a conductive recess-prevention layer, a bit line conductive layer, a bit line capping layer, sidewalls, and bit line spacers formed to surround the sidewalls of the stacked body.

Claim 8 (Original): The semiconductor device of claim 7, wherein the conductive recess prevention layer is formed of a double layer comprising a Ti layer and a TiN layer.

Claim 9 (Currently amended): The semiconductor device of claim 4, further comprising:

a plurality of third SACs, each of the plurality of third SACs having sidewalls and a top
surface, and formed to respectively contact areas of the top surface of the isolation layer that are
positioned along a same vertical axis as the plurality of first and second source/drain regions,
wherein each of the plurality of contact plugs is formed to further contact the sidewalls and a
predetermined portion of the top surface of one of the plurality of third SACs positioned along at

the same one of the plurality of columns column as the one of the plurality of second SACs, respectively.

Claim 10 (Cancel):

Claim 11 (Currently amended): A method for manufacturing a semiconductor device, comprising the steps of:

forming an isolation layer on a semiconductor substrate, the isolation layer for defining a plurality of active regions, each of the plurality of active regions having a major axis and a minor axis;

forming a plurality of gates on areas of the semiconductor substrate on which the isolation layer is formed, the plurality of gates formed to cross the plurality of active regions and extend in a direction of the minor axis of each of the plurality of active regions, each of the plurality of gates having a top surface and having a first side and a second side that are opposing and that that run along the direction of the minor axis;

forming a plurality of first and second drain/source regions in the plurality active regions at either of the first side or the second side of each of the plurality of gates, each of the plurality of first and second source/drain regions having a top surface;

forming a first interlayer insulating layer on regions of the semiconductor substrate on which the plurality of first and second source/drain regions are formed, the first interlayer insulating layer formed to completely fill spaces among the plurality of gates and to have a planarized top surface;

forming photoresist patterns in a line shape at each of a plurality of rows where there is an absence exists of any formation of the plurality of active regions on the first interlayer insulating layer, the line shape extending in a direction of the major axis;

etching the first interlayer insulating layer using the photoresist patterns as etching masks to form a plurality of contact holes through which the top surface of each of the plurality of first and second source/drain regions are respectively exposed;

removing the photoresist patterns; and

forming a plurality of first self-aligned contact pads (SACs) and a plurality of second SACs to respectively contact the top surface of each of the plurality of first and second source/drain regions and to be level with the top surface of each of the plurality of gates, by filling the plurality of contact holes with a conductive material.

Claim 12 (Original): The method of claim 11, wherein the plurality of gates are formed such that each two of the plurality of gates crosses one of the plurality of active regions.

Claim 13 (Original): The method of claim 11, wherein said step of forming the plurality of gates comprises the steps of:

sequentially forming a gate insulating layer, a gate electrode, and a capping layer on the areas of the semiconductor substrate on which the isolation layer is formed;

patterning the gate insulating layer, the gate electrode, and the capping layer to form a patterned gate insulating layer, a patterned gate electrode, and a patterned capping layer; and

forming gate spacers to surround sidewalls of the patterned gate insulating layer, the patterned gate electrode, and the patterned capping layer,

wherein the capping layer and the gate spacers are formed of an insulating material having a different etching selectivity from that of the first interlayer insulating layer.

Claim 14 (Original): The method of claim 11, further comprising the step of forming a material layer that partially fills the spaces among the plurality of gates, subsequent to said step of forming the plurality of first and second source/drain regions,

wherein the material layer is formed of an insulating layer having a different etching selectivity from that of the first interlayer insulating layer and is etched along with the first interlayer insulating layer.

Claim 15 (Currently amended): The method of claim 11, wherein each of the plurality of the second SACs has sidewalls and a top surface, the isolation layer has a top surface, an arrangement of the plurality of second SACs forms a plurality of columns, an arrangement of the plurality of first SACs and the plurality of second SACs forms a plurality of first rows having a plurality of second rows disposed in an alternating arrangement there between to isolate each of the plurality of first rows from one another, and said method further comprises the steps of:

forming a second interlayer insulating layer on portions of the semiconductor substrate on which the plurality of first SACs and the plurality of second SACs are formed;

forming a plurality of contact plugs through the first and the second interlayer insulating layers to respectively contact the sidewalls and a predetermined portion of the top surface of each of the plurality of second SACs and a portion of the top surface of the isolation layer that is, wherein each of the plurality of contact plugs are positioned along a same one of the plurality of columns column as the one of the arrangements of the plurality of second SACs; and

forming a plurality of bit lines, wherein each of the plurality of bit lines respectively are formed along one of the plurality of second rows and extending extends in a direction of the major axis of each of the plurality of active regions, and wherein the plurality of second rows eorresponding to areas having are formed where there is an absence of contact between any of the plurality of active regions and a top surface of any of the plurality of contact plugs.

Claim 16 (Currently amended): The method of claim 15, wherein said step of forming the plurality of contact plugs comprises the steps of:

etching the first and second interlayer insulating layers to form a plurality of contact holes, wherein each of the plurality of contact holes is formed to respectively expose there through the sidewalls and the predetermined portion of the top surface of one of the plurality of second SACs, and wherein the portion of the top surface of the isolation layer that is positioned at the same one of the plurality of columns as the one of the plurality of second SACs and at one of the plurality of second rows that precedes or follows one of the plurality of first rows within which lies the one of the plurality of second SACs;

forming a conductive layer to completely fill each of the plurality of contact holes; and planarizing a top surface of the conductive layer to expose a top surface of the second interlayer insulating layer.

Claim 17 (Original): The method of claim 15, further comprising the step of forming a barrier metal layer at sidewalls and a bottom surface of each of the plurality of contact holes, subsequent to said step of etching the first and second interlayer insulating layers.

Claim 18 (Original): The method of claim 17, wherein the barrier metal layer is formed of a double layer consisting of a Ti layer and a TiN layer.

Claim 19 (Original): The method of claim 15, further comprising the step of forming a plurality of third SACS to respectively contact the top surface of the isolation layer positioned along a same horizontal axis as the plurality of first and second source/drain regions,

wherein each of the plurality of contact plugs is formed to further contact sidewalls and a predetermined portion of each of the plurality of third SACs positioned at the same column as the one of the plurality of second SACs.

Claim 20 (Original): The method of claim 15, wherein the step of forming the plurality of bit lines comprises the steps of:

sequentially forming a conductive recess prevention layer, a bit line conductive layer, and a bit line capping layer on areas of the semiconductor substrate on which the plurality of contact plugs are formed;

patterning the conductive recess prevention layer, the bit line conductive layer, and the bit line capping layer to obtain a patterned conductive recess prevention layer, a patterned bit line conductive layer, and a patterned bit line capping layer; and

forming bit line spacers to surround sidewalls of the patterned conductive recess prevention layer, the patterned bit line conductive layer, and the patterned bit line capping layer.

Claim 21 (Original): The method of claim 20, wherein the conductive recess prevention layer is formed of a double layer consisting of a Ti layer and a TiN layer.

Claim 22 (Currently amended) The method of claim 11, wherein each of the photoresist patterns are formed to include a protrusion covering the top surface of the isolation layer positioned at each of a plurality of rows where whereat the plurality of active regions are formed.

Claim 23 (Currently amended): The method of claim 22, wherein the protrusion covering the top portion of the isolation layer positioned at each of the plurality of rows where the active regions are formed is formed to extend over any of the plurality of gates. that positioned at either a first opposing side or a second opposing side of the isolation layer, the first opposing side and the second opposing side of the isolation layer being adjacent to at least one of the first side or the second side of at least one of the plurality of the gates.